PPT Slide
(x, y, z, w)
a.b.c.d
= ax + by + cz+ dw
Vertex
Memory
x, y, z, w
GR
a
b
c
d
ADD
MUL
Proccessor FW Processing
GR ? a Xx
GR ? GR+b X y
GR ? GR+c X z
GR ? GR+d X w
GA400
x, y, z, w
Vertex
Hi-Speed Geometry 2/2
Parallel of the operation
Attribute
Usual : Processor
Instruction fetch
Register Control
Order fetch and control
of a register are nece
-ssary except that the
following is computed.
Previous slide
Next slide
Back to first slide
View graphic version