PPT Slide
Bus
control
Setup
engine
Pixel
gen
Texture
control
FRB
control
533MB/s
64bit / 66MHz
2Gflops
8Clock/Vertex
400Mpixels/s
1.6Gtexels/s
(200Mpixels/s)
400Mpixels/s
Texture
memory
Z Buffer
FRB
memory
Window-ID
3.2GB/s
256bit / 100MHz
3.6GB/s
288bit / 100MHz
Window
control
RAM
DAC
2nd PCI
Texel cache
Pixel cache
[Rendering Block(detail)]
157.5Mpixels/s
48bit / 78.75MHz
Refresh rate 85Hz
Previous slide
Next slide
Back to first slide
View graphic version