Architecture - System EPU

• Generic 32bit EPU (ARC CPU)

  • Embedded Processor Unit (Synthesised)
  • Data and instruction caches

• Tightly coupled EPU to SIMD Core

  • Low latency multitasking OS (EOS)
  • Exception control
  • Memory management
  • Host protocol management
  • High quality real time emulation of VGA
    • Uses SIMD Core
  • Spare processing cycles on EPU for application extensions

Previous slide

Next slide

Back to first slide

View graphic version